Abstract-Random telegraph signal (RTS) is shown to be an intrinsic component of the shift in MOSFET threshold voltage (V th ) due to bias temperature instability (BTI). This is done by starting from a well-known model for negative BTI (NBTI), to derive the formula for RTS-induced V th shift. Based on this analysis, RTS simply contributes an offset in NBTI degradation, with an acceleration factor that is dependent on the gate voltage and temperature. This is verified by 3-dimensional (3-D) device simulations and measurements of 45nm-node bulk-Si PMOS transistors. It has an important implication for design of robust SRAM arrays in the future: design margin for RTS should not be simply added, because it is already partially accounted for within the design margin for NBTI degradation.
INTRODUCTION
Random telegraph signal (RTS) is a temporal variation in I ds (V th ) caused by the capture and emission of mobile charge carriers, and it has been studied for over two decades [1] [2] [3] [4] [5] [6] . Since the amplitude of RTS is proportional to the inverse of the MOSFET channel area [3] , memory devices manufactured using the most advanced fabrication technologies are facing severe challenges due to this phenomenon. Being different from flash memory devices which have thick gate-oxide films, SRAM devices until recently were not considered to be seriously affected by RTS because they utilize thin gate-oxide films in accordance with MOS scaling [7] . However, because V th variation due to RTS eventually (with scaling) will become comparable to that due to random dopant fluctuations (RDF) [5] -a major source of degradation in SRAM characteristics [8] -studies of the impact of RTS on highly scaled SRAM have been reported [9] [10] [11] [12] . Although it is still controversial how much the SRAM minimum operation voltage (V min ) is degraded by RTS, SRAM designers should allocate some design margin for RTS in addition to a (larger) design margin for RDF. Furthermore, degradation in PMOS V th , i.e. negative bias temperature instability (NBTI) [13] [14] [15] , should be considered. With the advent of high-k/metal-gate transistors in SRAM, V min degradation due to positive bias temperature instability (PBTI) will also be significant [16, 17] .
There is therefore a need to establish appropriate design margins to guarantee sufficient SRAM yield for operation at V min , at minimum cost (i.e. without overdesigning the cells). In this regard, it is necessary to account for inter-dependencies between the physical phenomena that cause V th variation and degradation. Islam et al. introduced a model for NBTI comprising two components, associated with hole traps and with interface traps [18, 19] . The effect of hole trapping appears for short stress times and eventually saturates at some constant value.
On the other hand, interface trapping (attributed to dangling Si-H bonds at the Si-SiO 2 boundary) follows a power-law relationship with stress time and is the dominant component of V th degradation for long stress times. This behavior has been observed experimentally [20] , so it is recognized to be a plausible explanation of the NBTI effect. Meanwhile, RTS has been explained to be due to hole trapping/detrapping, and therefore should be related to NBTI. In fact, Kaczer et al. pointed out a broad similarity between the relaxation process of NBTI and 1/f noise [21] . Furthermore, Grasser et al. succeeded in reproducing the time constants of RTS by using a recovery model of NBTI [22] , which indicates that care must be taken to properly account for these two phenomena for worst-case SRAM design margins.
In this paper, a relationship between the V th degradation of RTS and that of NBTI is established, to allow for minimization of design margin. This paper is organized as follows. In section II, the relationship between RTS-and NBTI-induced V th degradation is derived from theory. In section III, the theory is verified by analyzing device simulation results and some measured data for SRAM fabricated using 45nm CMOS technology. Finally, in Section IV, conclusions are drawn.
II. THEORETICAL ANALYSIS
V th degradation due to NBTI is modeled as the sum of an interface-trap effect (ΔV IT ) and a hole-trap effect (ΔV H ) [18] :
where a is the fraction of donor-like traps, ΔN IT is the areal density of interface traps, C ox is the areal gate capacitance, T ox is the gate oxide thickness, and ρ H is the areal charge density due to trapped holes in the gate oxide, respectively. The first term is dominant at long stress times, and shows a power-law relationship with stress time t; it is proportional to t n , where n ranges from 1/6 to 1/3. The second term saturates at some value within a relatively short time (milliseconds). According to [18] 
where N 0 is the areal density of pre-existing traps within the gate oxide and E i is the energy level of the trap. f T is the probability that a hole trap is filled, which evolves with time:
where σ is the capture cross-section, v th is the thermal velocity, p h is the inversion-layer hole areal density, and n S and n G are the areal concentrations of states in the substrate and in the gate, respectively. T 1 and T 2 are the probabilities for tunneling between the substrate and the gate oxide, and for tunneling between the gate oxide and the gate, respectively. This equation was solved in [18] for the initial condition f T (0) = 0, i.e. zero initially trapped holes.
Taking RTS into consideration, however, f T (0) should have a non-zero value. We therefore propose to separate f T into a shallow-trap term f T-S and a deep-trap term f T-D , and subsequently focus on f T-S since the derivation of f T-D is the same as that given in [18] . From [23] , f T = τ e /(τ e +τ c ) under equilibrium conditions, where τ c is the mean time to hole capture and τ e is the mean time to hole emission. This is the appropriate initial value for f T-S . Note that τ e /(τ e +τ c ) is the average duty cycle for hole trapping: if the hole trap is mostly filled (τ e →∞), it approaches 1; if the hole trap is mostly empty (τ c →∞), it approaches 0. The solution to (3) for the shallow-trap term is therefore (4) does not appear in the expression for f T-D [18] .
Based on the Wentzel-Kramers-Brillouin (WKB) approximation, it can be assumed that T 1 >> T 2 if the trap is located closer to the channel than to the gate. Since n s =1/σv th τ e and p h =1/σv th τ c [23] , the saturated value of f T-S is simply given by 
Assuming that the hole traps are located at a distance z from the substrate-oxide interface, 
Note that ΔV RTS = (q/(L eff W eff C ox ))·(1-z/T ox ) is the expression for the V th shift due to RTS derived in [3] in a different manner, and that τ e /(τ e +τ c ) is the average duty cycle for hole trapping. Therefore, the expression in (6) represents the timeaveraged value of V th shift due to RTS. Substituting (6) 
where A and B are constants. In (7), the first term corresponds to shallow traps, the second to deep traps, and the third to interface traps. Considering that actual NBTI measurements of V th vs. t can be fitted to the empirical model V th =C+Dt n [20] , the first term is included in C, i.e. the effect of RTS is included in NBTI degradation.
The relationship between RTS and NBTI is clarified further by examining the factor τ e /(τ c +τ e ) = 1/(1+τ c /τ e ). τ c /τ e is dependent on the gate voltage V g and absolute temperature T, decreasing with V g and increasing with T [3] :
where K is a constant and Ψ S is the channel surface potential. Generally, RTS is measured under normal operating conditions (V g0 , T 0 ) whereas NBTI is measured under accelerated stress conditions (V g0 +ΔV, T 0 +ΔT), so that one must be careful to account for ΔV and ΔT when correlating the first term in (7) with RTS. This can be done by introducing the concept of an acceleration factor α(ΔV, ΔT):
Note that (7) deals with a single-trap RTS with depth z where both ΔV RTS and α are the function of z. Therefore we can expand (7) to include the multiple traps with depths z i (where i represents the trap number) as,
The dependence of τ c /τ e on V g is illustrated in the representative example shown in Fig. 1(a) , for which the normal operating conditions are (1.0V, 300K) and the NBTI stress conditions are (2.0V, 400K). It can be seen that τ c /τ e = 1 under normal operating conditions, so that α = 50% for (ΔV, ΔT) = (0V, 0K) in Fig. 1(b) . In contrast, τ c /τ e ≈ 0.01 under NBTI stress conditions, so that α ≈ 100% for (ΔV, ΔT) = (1.0V, 100K). Thus, under NBTI stress conditions, 100% of ΔV RTS appears as an offset in the NBTI-induced V th shift. However, when the stress is removed, α is decreased to its normal value. This implies that the traps responsible for RTS are also responsible for the NBTI recovery as reported in [21, 22] . Note that Fig. 1 is a sample using z/T ox =0.25 and K=18.35 condition and thus, α also depends on the values of z/T ox and K; small z and large K result in large τ c /τ e (since V g > Ψ S ) and hence small α. 
III. VALIDATION OT THE THEORY
Both 3-D device simulations using Sentaurus v.2009.06 (Synopsys, Inc.) and measurements of RTS and NBTI-induced V th shifts for pull-up devices in 45nm-node SRAM cells [12] were performed in order to validate the theory as developed above. Fig. 2 shows the 3-D device simulation results for a pchannel MOSFET (L/W = 60nm/60nm, T ox = 2nm) which has a single trap located at the center of the channel area and a distance 0.1nm away from the substrate-oxide interface (z = 0.1nm). The expected dependence of RTS on drain current (I D ) [4] is reproduced, as shown in Fig. 2 . Also, the simulated ΔV RTS shows no T dependence (inset), as expected. Fig. 3 shows the measured dependence of τ c /τ e on V g and T for a pull-up transistor in a 45nm-node bulk-Si SRAM cell. Each τ c /τ e data point is extracted from the RTS time-domain measurement. Inset table indicates z/T ox and K values extracted from the slope and y-intercept for 304K and 337K plots, respectively. Those values are almost equivalent to each other, confirming the validity of using (8) at different V g and T conditions. For instance, since τ c /τ e at V g = 1.1V at 304K is 3.997, we observe 20% of RTS-induced V th shift as the meantime value at nominal condition. On the other hand, τ c /τ e at V g = 2.0V and T = 400K is evaluated as 1.124E-2, which projects 0.989 of α, i.e. 98.9% of the RTS-induced V th shift is expected to be included in the NBTI degradation. . Inset shows temperature dependence of ΔV RTS .
1.E-02
1.E-01 1.E+00 Figure 3 : Measured V g and T dependence of τ c /τ e , for a pull-up transistor within a 45nm-node bulk-Si SRAM cell. Fig. 4(a) shows measured V th degradation at |V g |= 1.5V and T = 400K using the on-the-fly (OTF) technique [24, 25] . A prior work reveals that the hole trap effect saturates within 1-s after stress, while the interface trap component starts degrading after 1-s [26] . Based on this fact, V th degradation during the first second can be entirely attributed to RTS with no interface trap effect. Fig. 4(b) is a close-up graph of Fig  4(a) , and it also shows the RTS observed at V g = 1.1V, T = 300K. Note that (i) the RTS was measured for about 20 sec using the alternating bias method [12] , where the time axis is normalized to 1-s scale duration to compare the amplitudes, (ii) the ∆V th =0 point (bottom line of RTS data) is being shifted upward. From this graph, NBTI behavior can be separated into three phases; first, there is a deep trap effect that appears in the second term of (10) as well as in the fluctuation (Phase 1). Second, there appears the RTS related fluctuation with an amplitude equivalent to that observed at the nominal condition (Phase 2). A rough estimate of the acceleration factor α from the phase 2 is 57%, compared to 23% for the nominal operating condition, confirming that α is larger for higher V g and T. Third, additional RTS fluctuations appear with amplitudes of ~3mV and ~5mV in arbitrary units (a.u.), equivalent to those observed in Phase 1, by subtracting out the deep trap effect (Phase 3). In summary, for V th degradation due to NBTI, a deep-trap effect appears during the first 1-s of stress, then RTS (with larger α value than observed for the nominal operating condition) appears, followed by some additional RTS induced by the NBTI stress. Figure 5(a) shows the V th shift induced by NBTI for long stress times (from 5000 sec to 7200 sec in Fig. 4(a) ) using a time lag plot (TLP) developed by T. Nagumo et al. [27] , which was originally used for analyzing RTS. In this method, based on a sequence of V th shifts represented by x i (i=data number), we generate a two dimensional variable (x i , x i+1 ) and plot it on the x-y plane. We use the TLP because it allows us to analyze the RTS amplitude more effectively than using a complex time-domain waveform. Since the NBTI-induced V th shift includes a time-dependent component associated with the interface trap, the data distributes toward the upper right-hand side compared with the case of RTS analysis [27] . From this figure, three diagonal trend lines can be identified. The difference between those lines is found to be 7mV (a.u.) and corresponds to the RTS amplitude observed in the NBTI degradation. To see this more effectively, we extract the absolute values of all points measured from the diagonal line in Fig. 5 (a) (see Fig. 5(b) ). A peak at 7mV is observed as well as at 5mV, which is related to the RTS observed in Phases 1 and 3 as discussed with regard to Fig 4(b) . Regarding the RTS with 3mV amplitude, it is hard to distinguish a peak in this graph; however, it is noticeable that some large V th shifts with ~15mV are observed, which can be explained by coincident RTS with amplitudes of 7, 5 and 3mV. Therefore, RTS observed during the first 1s of NBTI degradation is retained for long stress times, showing the validity of equation (10) . To compare the RTS and NBTI data more quantitatively, it is effective to take the time-averaged V th shift after 1 sec stress because the first and the second terms in (10) represent the time-averaged amplitude. Regarding Fig. 4(b) , we obtain 10.15mV (a.u.) for NBTI and 2.07mV (a.u.) for RTS, indicating that the time-averaged V th shift of NBTI has a larger value than that of RTS. We performed the same experiment for multiple transistors in our chip and compared the timeaveraged V th shift of RTS with that of NBTI (see Fig. 6 ). All points appear above the diagonal line, confirming that the RTS-induced shift is included in the NBTI-induced shift, validating the theory developed in this work. 
IV. CONCLUSION
The expression for the V th shift due to RTS is derived starting from a well-known model for V th degradation due to NBTI. This indicates that the hole traps primarily responsible for the time-independent V th shift (modeled by the mean-time V th shift during 1 sec after stress) under NBTI stress are the same ones responsible for RTS. The mean-time V th shift of NBTI during 1 sec that is manifested as RTS, referred to herein as an acceleration factor α, is dependent on the NBTI stress conditions (gate voltage and temperature). 3-D device simulations and SRAM pull-up transistor measurements are consistent with this theory. It can be concluded, therefore, that adding design margin for RTS independently of the design margin for NBTI would result in overly conservative VLSI design.
